• 0 Posts
  • 19 Comments
Joined 1 year ago
cake
Cake day: October 24th, 2023

help-circle







  • Isn’t this an obvious fake by someone who doesn’t even know what MTL is set up like?

    Eg: they have an 8MB L4 cache on the CPU die for LNL when MTL has a 128MB cache on SOC die.

    And the renders for the on package memory have the two memory chips separate from the die with no safe area on the package border, when Intel would traditionally try to have them right next to each other.

    And why use N3 when Intel will have Backside power with their 3nm node?